



**Marc Jones** 

April 3, 2008

### Welcome!





IF YOU KEEP SAYING "BEAR WITH ME FOR A MOMENT", PEOPLE TAKE A WHILE TO FIGURE OUT THAT YOU'RE JUST SHOWING THEM RANDOM SLIDES.

http://xkcd.com/365/





#### coreboot features and capabilities align with AMD embedded development needs.

embedded == specialized applications and longevity

- low power compact systems
- high power headless systems

# 2007 Review

- Geode™ LX support
  - V2 stability
  - V3 early development
- OLS 2007 presentation "Breaking the Chains"
  http://coreboot.org/images/8/88/Crouse-Reprint.pdf
- buildrom improvements
- Family 10 support



# Family 10 support



- Port portions of AMD AGESA BIOS code
  - ~77,000 lines Microsoft<sup>®</sup> ASM and C code ported to ~26,000 lines of coreboot GCC C
    - code and comments
  - Checked in mid December

AGESA 3.x.y.z

- Supports rev F, rev G, and Barcelona
  - Only Barcelona ported
  - port rev F and rev G?
    - 1 coreboot to rule them all

### AGESA ™



#### AGESA = **A**MD **G**eneric **E**ncapsulated **S**oftware **A**rchitecture

- AGESA code is a generic encapsulation of AMD centric technology for the customer BIOS integration.
  - CPU Initialization
  - HT Initialization
  - Memory Initialization
- Simplified integration and easy maintenance
  - Not a binary module, compiled and linked with host BIOS.
- Timely updates
- Defined set of wrapper calls and callbacks.
- Rhymes with "a pizza"



Updating AGESA code is akin to replacing a puzzle piece with a new piece cut to the same exact shape.

# **AGESA – The Good**



- Same source as independent BIOS vendor (IBV) receive
- Tested by AMD and IBVs
- "automatic" configuration
- Performance and stability updates
- Regular releases
  - roadmap
- New CPU support

## **AGESA – The Bad**



- Large and slow "automatic" setup
  - can be tuned
- Wrapper implementation
  - Even more code
- Complexity
  - Lots of configuration options
- AGESA structure vs. coreboot structure
  - CAR
  - Order of operations



### **AGESA Components**









## **AGESA - Core Features**



#### Used by coreboot

- Advanced pre-memory environment
  - Cache as Stack (CAR)
  - Multi-processor communications
  - Parallel operations
- Hyper Transport coherent fabric initialization
- Initialization of all cores
  - BSP and all APs
  - APs left in halt state
- Memory controllers initialization and DIMM training

#### Not used by coreboot (yet)

- ACPI table generation
  - DSDT/SSDT entries for processors
  - SRAT
  - entries for WHEA tables (proposed)
  - Legacy services:
    - Generate entries for SMBios tables (proposed)
  - Integrated Debug support

# **AGESA - Core API (concepts)**



Minimal entry points

- Required parameters kept to a minimum
- coreboot more integrated

User options

• User selections in NVRAM

Call-Backs

• Used only when run-time calculations are required

# **AGESA v\* (Future Versions)**



- •All C and inline ASM
  - Less code to port to GCC
- flat mode
- improved APIs
- future CPU support
  - No K8 or Family 10
- dual license for IBVs and coreboot
  - release GPL v2 late 2008

# AMD Southbridge (I/O) Support



- Stable 8111/8131 support
- M690/SB600 support in May
- SB700 support mid to late 2008

- CIM-x southbridge source code
  - C code
  - Merge with AGESA
  - GPL?

#### AMD coreboot Roadmap Smarter Choice **GPL AGESA v\*** K8 rev G > MHDC > MHDC / Austin headers and posting $\succ$ revG embedded K8/690/600 platform > MHDC > new coreboot v2 wrappers Announce at coreboot summit M690 / SB600 ≻ BTDC / MHDC Future Embedded CPU SB700 > MHDC > BTDC / MHDC > need open documents ➢ GPL AGESA v\*? ➢ future CPU SB **OpenVSA** > MHDC community support Future Platform Fam10 > MHDC > B2 and B3 errata > ACPI and thermal Customer support Geode coreboot v-3 ≻ MHDC community support K8 / Fam10 coreboot v-3 > MHDC community support > coreboot summit > buildrom buildrom ➢ GPL AGESA - new wrappers for v3 Q1 2008 Q2 2008 Q3 2008 Q4 2008 April 3, 2008 AMD coreboot Development

## openVSA



- Port from Microsoft C bigreal to GCC flatmode
- it builds
- needs debug stack segment issue
- svn @ coreboot.org

# buildrom



- Supports coreboot V2 and V3
- 13 platforms
- 7 payloads

## SimNow™



- Simulate AMD multi processor multi core systems
- Simulate AMD chipset 8111 family
- VGA and other peripherals
- Early development

# **AMD challenges**

- Changing the culture
- Source releases
  - Where and how
  - Multiple versions
- Document release
  - Processor documents
  - Chipset documents
  - Graphics documents



## **Improve coreboot**



- Commercial developer liaisons and support
  - OSS development process
  - Hit and run code drops
  - Culture and language differences
- Block owners
  - Cohesive structure and coding style
  - mainboard, CPU, northbridge, southbridge, PCI, config and make, etc...
- Development plan
  - Block owner meetings, irc, phone, summits
  - Roadmap; what, not when
  - Communication from core team is key
- Bug tracking
  - Bugzilla?
  - Feature requests?

# **Improve coreboot continued**



- Testing/QA
  - Is it any good?
  - Performance
    - Boot time
    - System settings
    - 3<sup>rd</sup> party testing power-users
- ACPI
  - System description MPTables, etc
  - power and temperature
- coreboot promotion
  - Commercial partners
  - OSS community

# **Improve coreboot continued**



- Tool chain
  - Recommendation
  - Range of versions
  - Stable vs. beta vs. alpha
- Small, simple and fast vs. full featured
  OS requirements





#### Thank you Ron, Stefan, Carl-Daniel, Uwe, Ward, Myles, and all the other coreboot developers!



#### **Trademark Attribution**

AMD, the AMD Arrow logo and combinations thereof, AMD-K8, AGESA, AMD-8111, SimNow, and Geode are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Microsoft is a registered trademark of Microsoft. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners.

©2008 Advanced Micro Devices, Inc. All rights reserved.