Supported Chipsets and Devices: Difference between revisions
(Mention all supported Fintek Super I/Os.) |
|||
(22 intermediate revisions by 14 users not shown) | |||
Line 1: | Line 1: | ||
'''coreboot v4''' is the current stable coreboot tree recommended for productive use and for porting new boards. | '''coreboot v4''' is the current stable coreboot tree recommended for productive use and for porting new boards. | ||
* If a device is not supported by coreboot v4, try [[Supported_Chipsets_and_Devices | * If a device is not supported by coreboot v4, try [[Supported_Chipsets_and_Devices/v1|checking coreboot v1]] or [[Supported_Chipsets_and_Devices/v3|coreboot v3]] for support. | ||
* In general it is '''not''' recommended to use coreboot v3 — this was an experimental development tree which is gradually being merged into v4. | * In general it is '''not''' recommended to use coreboot v3 — this was an experimental development tree which is gradually being merged into v4. | ||
* Also, coreboot v1 should be avoided (if v4 can be used instead for your board), as it has been unmaintained for a long time. However, it is | * Also, coreboot v1 should be avoided (if v4 can be used instead for your board), as it has been unmaintained for a long time. However, it is definitely desirable to port boards from v1 to v4 whereever possible. | ||
See also [[Supported Motherboards]]. | See also [[Supported Motherboards]]. | ||
Line 19: | Line 19: | ||
! align="left" | Status | ! align="left" | Status | ||
|- bgcolor="#eeeeee" valign="top" | |||
| AMD | |||
| Fam15h (Trinity) - R-Series | |||
| style="background:lime" | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
|- bgcolor="#eeeeee" valign="top" | |||
| AMD | |||
| Fam15h (Orochi) | |||
| style="background:lime" | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
|- bgcolor="#eeeeee" valign="top" | |||
| AMD | |||
| Fam14h (Ontario) - G-Series | |||
| style="background:lime" | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
| AMD | |||
| Fam12h (Llano) | |||
| style="background:lime" | OK | |||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| AMD | | AMD | ||
Line 44: | Line 62: | ||
| E7501 | | E7501 | ||
| style="background:#eeeeee" | ? | | style="background:#eeeeee" | ? | ||
|- bgcolor="#dddddd" valign="top" | |||
| Intel® | |||
| E7505 | |||
| style="background: lime" | OK | |||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Intel® | | Intel® | ||
Line 55: | Line 77: | ||
| Intel® | | Intel® | ||
| 3100 | | 3100 | ||
| style="background:lime" | OK | |||
|- bgcolor="#dddddd" valign="top" | |||
| Intel® | |||
| 5000P | |||
| style="background:lime" | OK | | style="background:lime" | OK | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
Line 71: | Line 97: | ||
| Intel® | | Intel® | ||
| 82855 | | 82855 | ||
| style="background:yellow" | | | style="background:yellow" | WIP | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Intel® | | Intel® | ||
Line 78: | Line 104: | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Intel® | | Intel® | ||
| | | 945GM/GC | ||
| style="background:lime" | OK | |||
|- bgcolor="#dddddd" valign="top" | |||
| Intel® | |||
| SCH US15W (Poulsbo) | |||
| style="background:lime" | OK | | style="background:lime" | OK | ||
Line 118: | Line 148: | ||
| VX800 | | VX800 | ||
| style="background:yellow" | WIP | | style="background:yellow" | WIP | ||
|- bgcolor="#dddddd" valign="top" | |||
| VIA | |||
| VX900 | |||
| style="background:yellow" | OK | |||
|} | |} | ||
Line 169: | Line 203: | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| AMD | | AMD | ||
| RS780/RS785 | | RS780/RS785 | ||
| style="background: lime " | OK | | style="background: lime " | OK | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
Line 175: | Line 209: | ||
| SB700/SB7x0 | | SB700/SB7x0 | ||
| style="background: lime " | OK | | style="background: lime " | OK | ||
|- bgcolor="#eeeeee" valign="top" | |||
|- bgcolor="# | | AMD | ||
| SR56x0 | |||
| style="background: lime " | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
| AMD | |||
| SB5100 | |||
| style="background: lime " | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
| AMD | |||
| SB800 / Hudson 1 | |||
| style="background: lime " | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
| AMD | |||
| SB900 / Hudson 2/3 <sup>21</sup> | |||
| style="background: lime " | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
| AMD | |||
| A85X / Hudson D4 | |||
| style="background:#eeeeee " | In tree | |||
|- bgcolor="#eeeeee" valign="top" | |||
| Broadcom | | Broadcom | ||
| BCM21000 | | BCM21000 | ||
Line 200: | Line 253: | ||
| Intel® | | Intel® | ||
| 82371EB (PIIX4E) | | 82371EB (PIIX4E) | ||
| style="background: | | style="background:lime" | OK | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| Intel® | | Intel® | ||
Line 228: | Line 281: | ||
| Intel® | | Intel® | ||
| 82870 | | 82870 | ||
| style="background: | | style="background:lime" | OK | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| Intel® | | Intel® | ||
Line 236: | Line 289: | ||
| Intel® | | Intel® | ||
| EP80579 (Tolapai) | | EP80579 (Tolapai) | ||
| style="background:lime" | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
| Intel® | |||
| SCH US15W (Poulsbo) | |||
| style="background:lime" | OK | | style="background:lime" | OK | ||
Line 272: | Line 329: | ||
| VIA | | VIA | ||
| VT8237A | | VT8237A | ||
| style="background: | | style="background:lime" | OK | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| VIA | | VIA | ||
Line 280: | Line 337: | ||
| VIA | | VIA | ||
| VT82C686 | | VT82C686 | ||
| style="background: | | style="background:yellow" | WIP | ||
|} | |} | ||
Line 310: | Line 367: | ||
| Fintek | | Fintek | ||
| F71863F/FG | | F71863F/FG | ||
| style="background:lime" | OK | |||
|- bgcolor="#dddddd" valign="top" | |||
| Fintek | |||
| F71872F/FG | |||
| style="background:lime" | OK | |||
|- bgcolor="#dddddd" valign="top" | |||
| Fintek | |||
| F71869AD | |||
| style="background:lime" | OK | | style="background:lime" | OK | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
Line 315: | Line 380: | ||
| F71889 | | F71889 | ||
| style="background:lime" | OK | | style="background:lime" | OK | ||
|- bgcolor="#dddddd" valign="top" | |||
| Fintek | |||
| F81865F | |||
| style="background:yellow" | WIP | |||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
| IT8661F | | IT8661F | ||
| style="background:yellow" | OK <sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
Line 327: | Line 396: | ||
| ITE | | ITE | ||
| IT8673F | | IT8673F | ||
| style="background:yellow" | OK <sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
| IT8705F | | IT8705F | ||
| style="background:yellow" | OK <sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
| IT8712F | | IT8712F | ||
| style="background:lime" | OK | | style="background:lime" | OK | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
Line 343: | Line 412: | ||
| ITE | | ITE | ||
| IT8718F | | IT8718F | ||
| style="background:yellow" | OK <sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Intel® | | Intel® | ||
| 3100 | | 3100 | ||
| style="background:lime" | OK <sup>15</sup> | | style="background:lime" | OK<sup>15</sup> | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Intel® | | Intel® | ||
| EP80579 (Tolapai) | | EP80579 (Tolapai) | ||
| style="background:lime" | OK <sup>15</sup> | | style="background:lime" | OK<sup>15</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
Line 361: | Line 430: | ||
| NSC | | NSC | ||
| PC87309 | | PC87309 | ||
| style="background:yellow" | OK <sup>5</sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| NSC | | NSC | ||
Line 374: | Line 443: | ||
| PC87366 | | PC87366 | ||
| style="background:#eeeeee" | ? | | style="background:#eeeeee" | ? | ||
|- bgcolor="#eeeeee" valign="top" | |||
| NSC | |||
| PC87382 | |||
| style="background:lime" | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
| NSC | |||
| PC87384 | |||
| style="background:lime" | OK | |||
|- bgcolor="#eeeeee" valign="top" | |||
| NSC | |||
| PC87392 | |||
| style="background:lime" | OK | |||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| NSC | | NSC | ||
Line 419: | Line 500: | ||
| SMSC® | | SMSC® | ||
| FDC37M60x | | FDC37M60x | ||
| style="background:lime" | OK | | style="background:lime" | OK<sup>12</sup> | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| SMSC® | | SMSC® | ||
| LPC47B27x | | LPC47B27x | ||
| style="background:lime" | OK | | style="background:lime" | OK<sup>12</sup> | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| SMSC® | | SMSC® | ||
Line 485: | Line 566: | ||
| Winbond™ | | Winbond™ | ||
| W83697HF/HG | | W83697HF/HG | ||
| | | style="background:lime" | OK | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Winbond™ | | Winbond™ | ||
| W83627THF | | W83627THF/THG | ||
| style="background: | | style="background:lime" | OK | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Winbond™ | | Winbond™ | ||
Line 551: | Line 628: | ||
| Intel® | | Intel® | ||
| EP80579 (Tolapai) | | EP80579 (Tolapai) | ||
| style="background: | | style="background: yellow" | OK<sup>20</sup> | ||
|} | |} | ||
Line 557: | Line 634: | ||
<small> | <small> | ||
<sup>4</sup> The W83977EF works fine with the W83977TF code (the pre-RAM serial part at least).<br /> | <sup>4</sup> The W83977EF works fine with the W83977TF code (the pre-RAM serial part at least).<br /> | ||
<sup>5</sup> Pre-RAM serial output works fine, but nothing else, yet.<br /> | <sup>5</sup> Pre-RAM serial output works fine, but nothing else, yet.<br /> | ||
<sup>9</sup> Works mostly, but currently there are some limitations as to which RAM DIMMs can be used.<br /> | <sup>9</sup> Works mostly, but currently there are some limitations as to which RAM DIMMs can be used.<br /> | ||
<sup>12</sup> All these Super I/O chips should be supported by the "smscsuperio" driver. Only the ASUS A8000 is tested, though. The floppy disk controller, the parallel port, the serial ports (COM1 + COM2), and the keyboard should work for all chips. More advanced stuff may need more work, though.<br /> | <sup>12</sup> All these Super I/O chips should be supported by the "smscsuperio" driver. Only the ASUS A8000 is tested, though. The floppy disk controller, the parallel port, the serial ports (COM1 + COM2), and the keyboard should work for all chips. More advanced stuff may need more work, though.<br /> | ||
Line 569: | Line 641: | ||
<sup>14</sup> Working, but not widely tested, yet. Works with single DIMM DDR2.<br /> | <sup>14</sup> Working, but not widely tested, yet. Works with single DIMM DDR2.<br /> | ||
<sup>15</sup> The Intel 3100/EP80579 UARTs and watchdog timer are integrated as a Super I/O-like device; only the UARTs have been tested so far.<br /> | <sup>15</sup> The Intel 3100/EP80579 UARTs and watchdog timer are integrated as a Super I/O-like device; only the UARTs have been tested so far.<br /> | ||
<sup>16</sup> | <sup>16</sup> Two implementations: Rev B-C supported in coreboot, Rev D-E support via AGESA<br /> | ||
<sup>17</sup> MCP55 and CK804 are supported, but no open documents are available from NVIDIA.<br /> | <sup>17</sup> MCP55 and CK804 are supported, but no open documents are available from NVIDIA.<br /> | ||
<sup>18</sup> Partially supported, but not all features implemented.<br /> | <sup>18</sup> Partially supported, but not all features implemented.<br /> | ||
<sup>19</sup> Only support for serial port 1 implemented, everything else is unsupported so far due to lack of datasheet.<br /> | <sup>19</sup> Only support for serial port 1 implemented, everything else is unsupported so far due to lack of datasheet.<br /> | ||
<sup>20</sup> Working, but not widely tested, yet. Works with single DIMM DDR2.<br /> | |||
<sup>21</sup> Two Implementations: CIMX SB900 & Hudson 2 and AGESA Hudson 2/3. The AGESA implementation is for Fam15tn and newer.<br /> | |||
</small> | </small> | ||
__FORCETOC__ | __FORCETOC__ |
Latest revision as of 16:15, 27 March 2015
coreboot v4 is the current stable coreboot tree recommended for productive use and for porting new boards.
- If a device is not supported by coreboot v4, try checking coreboot v1 or coreboot v3 for support.
- In general it is not recommended to use coreboot v3 — this was an experimental development tree which is gradually being merged into v4.
- Also, coreboot v1 should be avoided (if v4 can be used instead for your board), as it has been unmaintained for a long time. However, it is definitely desirable to port boards from v1 to v4 whereever possible.
See also Supported Motherboards.
Devices supported in coreboot v4
Northbridges
|
Southbridges
|
Super I/Os
|
CPUs
SOCs
|
4 The W83977EF works fine with the W83977TF code (the pre-RAM serial part at least).
5 Pre-RAM serial output works fine, but nothing else, yet.
9 Works mostly, but currently there are some limitations as to which RAM DIMMs can be used.
12 All these Super I/O chips should be supported by the "smscsuperio" driver. Only the ASUS A8000 is tested, though. The floppy disk controller, the parallel port, the serial ports (COM1 + COM2), and the keyboard should work for all chips. More advanced stuff may need more work, though.
13 The ASUS A8000 Super I/O seems to be a rebranded SMSC DME1737.
14 Working, but not widely tested, yet. Works with single DIMM DDR2.
15 The Intel 3100/EP80579 UARTs and watchdog timer are integrated as a Super I/O-like device; only the UARTs have been tested so far.
16 Two implementations: Rev B-C supported in coreboot, Rev D-E support via AGESA
17 MCP55 and CK804 are supported, but no open documents are available from NVIDIA.
18 Partially supported, but not all features implemented.
19 Only support for serial port 1 implemented, everything else is unsupported so far due to lack of datasheet.
20 Working, but not widely tested, yet. Works with single DIMM DDR2.
21 Two Implementations: CIMX SB900 & Hudson 2 and AGESA Hudson 2/3. The AGESA implementation is for Fam15tn and newer.