Supported Chipsets and Devices: Difference between revisions
(→Devices supported in coreboot v4: W83627THF/THG) |
(→Devices supported in coreboot v4: Various updates, fixes.) |
||
Line 71: | Line 71: | ||
| Intel® | | Intel® | ||
| 82855 | | 82855 | ||
| style="background:yellow" | | | style="background:yellow" | WIP | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Intel® | | Intel® | ||
Line 200: | Line 200: | ||
| Intel® | | Intel® | ||
| 82371EB (PIIX4E) | | 82371EB (PIIX4E) | ||
| style="background: | | style="background:lime" | OK | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| Intel® | | Intel® | ||
Line 280: | Line 280: | ||
| VIA | | VIA | ||
| VT82C686 | | VT82C686 | ||
| style="background: | | style="background:yellow" | WIP | ||
|} | |} | ||
Line 323: | Line 323: | ||
| ITE | | ITE | ||
| IT8661F | | IT8661F | ||
| style="background:yellow" | OK <sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
Line 331: | Line 331: | ||
| ITE | | ITE | ||
| IT8673F | | IT8673F | ||
| style="background:yellow" | OK <sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
| IT8705F | | IT8705F | ||
| style="background:yellow" | OK <sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
| IT8712F | | IT8712F | ||
| style="background:lime" | OK | | style="background:lime" | OK | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| ITE | | ITE | ||
Line 347: | Line 347: | ||
| ITE | | ITE | ||
| IT8718F | | IT8718F | ||
| style="background:yellow" | OK <sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Intel® | | Intel® | ||
| 3100 | | 3100 | ||
| style="background:lime" | OK <sup>15</sup> | | style="background:lime" | OK<sup>15</sup> | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Intel® | | Intel® | ||
| EP80579 (Tolapai) | | EP80579 (Tolapai) | ||
| style="background:lime" | OK <sup>15</sup> | | style="background:lime" | OK<sup>15</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
Line 365: | Line 365: | ||
| NSC | | NSC | ||
| PC87309 | | PC87309 | ||
| style="background:yellow" | OK <sup>5</sup> | | style="background:yellow" | OK<sup>5</sup> | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
| NSC | | NSC | ||
Line 423: | Line 423: | ||
| SMSC® | | SMSC® | ||
| FDC37M60x | | FDC37M60x | ||
| style="background:lime" | OK | | style="background:lime" | OK<sup>12</sup> | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| SMSC® | | SMSC® | ||
| LPC47B27x | | LPC47B27x | ||
| style="background:lime" | OK | | style="background:lime" | OK<sup>12</sup> | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| SMSC® | | SMSC® | ||
Line 489: | Line 489: | ||
| Winbond™ | | Winbond™ | ||
| W83697HF/HG | | W83697HF/HG | ||
| | | style="background:lime" | OK | ||
|- bgcolor="#dddddd" valign="top" | |- bgcolor="#dddddd" valign="top" | ||
| Winbond™ | | Winbond™ | ||
Line 557: | Line 557: | ||
<small> | <small> | ||
<sup>4</sup> The W83977EF works fine with the W83977TF code (the pre-RAM serial part at least).<br /> | <sup>4</sup> The W83977EF works fine with the W83977TF code (the pre-RAM serial part at least).<br /> | ||
<sup>5</sup> Pre-RAM serial output works fine, but nothing else, yet.<br /> | <sup>5</sup> Pre-RAM serial output works fine, but nothing else, yet.<br /> | ||
<sup>9</sup> Works mostly, but currently there are some limitations as to which RAM DIMMs can be used.<br /> | <sup>9</sup> Works mostly, but currently there are some limitations as to which RAM DIMMs can be used.<br /> | ||
<sup>12</sup> All these Super I/O chips should be supported by the "smscsuperio" driver. Only the ASUS A8000 is tested, though. The floppy disk controller, the parallel port, the serial ports (COM1 + COM2), and the keyboard should work for all chips. More advanced stuff may need more work, though.<br /> | <sup>12</sup> All these Super I/O chips should be supported by the "smscsuperio" driver. Only the ASUS A8000 is tested, though. The floppy disk controller, the parallel port, the serial ports (COM1 + COM2), and the keyboard should work for all chips. More advanced stuff may need more work, though.<br /> |
Revision as of 21:52, 16 December 2010
coreboot v4 is the current stable coreboot tree recommended for productive use and for porting new boards.
- If a device is not supported by coreboot v4, try checking coreboot v1 or coreboot v3 for support.
- In general it is not recommended to use coreboot v3 — this was an experimental development tree which is gradually being merged into v4.
- Also, coreboot v1 should be avoided (if v4 can be used instead for your board), as it has been unmaintained for a long time. However, it is definately desirable to port boards from v1 to v4 whereever possible.
See also Supported Motherboards.
Devices supported in coreboot v4
Northbridges
|
Southbridges
|
Super I/Os
|
CPUs
SOCs
|
4 The W83977EF works fine with the W83977TF code (the pre-RAM serial part at least).
5 Pre-RAM serial output works fine, but nothing else, yet.
9 Works mostly, but currently there are some limitations as to which RAM DIMMs can be used.
12 All these Super I/O chips should be supported by the "smscsuperio" driver. Only the ASUS A8000 is tested, though. The floppy disk controller, the parallel port, the serial ports (COM1 + COM2), and the keyboard should work for all chips. More advanced stuff may need more work, though.
13 The ASUS A8000 Super I/O seems to be a rebranded SMSC DME1737.
14 Working, but not widely tested, yet. Works with single DIMM DDR2.
15 The Intel 3100/EP80579 UARTs and watchdog timer are integrated as a Super I/O-like device; only the UARTs have been tested so far.
16 Barcelona B0-B3 supported.
17 MCP55 and CK804 are supported, but no open documents are available from NVIDIA.
18 Partially supported, but not all features implemented.
19 Only support for serial port 1 implemented, everything else is unsupported so far due to lack of datasheet.
Devices supported in coreboot v3
Northbridges
|
Southbridges
|
Super I/Os
|
CPUs
|
1 MCP55 and CK804 are supported, but no open documents are available from NVIDIA.
Devices supported in coreboot v1
Not all devices have been ported from coreboot v1 to coreboot v4, yet (check "v4?" field). If you want to work on such a port contact us on the mailing list.
Northbridges
|
Southbridges
|
Super I/Os
|
North-/Southbridges
CPUs
|
1 The W83977EF works fine with the W83977TF code in coreboot v4 (the pre-RAM serial part at least).
2 Pre-RAM serial output works in coreboot v4, but the rest is not supported, yet.
3 Work in progress.