Supported Chipsets and Devices: Difference between revisions
Bmwiedemann (talk | contribs) m (tested W83627EHG) |
(Call v2 v4, it's better to keep it one way in the wiki.) |
||
Line 784: | Line 784: | ||
== Devices supported in coreboot v1 == | == Devices supported in coreboot v1 == | ||
Not all devices have been ported from coreboot v1 to coreboot | Not all devices have been ported from coreboot v1 to coreboot v4, yet (check "v4?" field). If you want to work on such a port contact us on the [[Mailinglist|mailing list]]. | ||
{| border="0" valign="top" | {| border="0" valign="top" | ||
Line 796: | Line 796: | ||
! align="left" | Northbridge | ! align="left" | Northbridge | ||
! align="left" | Status | ! align="left" | Status | ||
! align="left" | | ! align="left" | v4? | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
Line 899: | Line 899: | ||
! align="left" | Southbridge | ! align="left" | Southbridge | ||
! align="left" | Status | ! align="left" | Status | ||
! align="left" | | ! align="left" | v4? | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
Line 987: | Line 987: | ||
! align="left" | Super I/O | ! align="left" | Super I/O | ||
! align="left" | Status | ! align="left" | Status | ||
! align="left" | | ! align="left" | v4? | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
Line 1,095: | Line 1,095: | ||
! align="left" | North/South | ! align="left" | North/South | ||
! align="left" | Status | ! align="left" | Status | ||
! align="left" | | ! align="left" | v4? | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
Line 1,146: | Line 1,146: | ||
! align="left" | CPU | ! align="left" | CPU | ||
! align="left" | Status | ! align="left" | Status | ||
! align="left" | | ! align="left" | v4? | ||
|- bgcolor="#eeeeee" valign="top" | |- bgcolor="#eeeeee" valign="top" | ||
Line 1,178: | Line 1,178: | ||
<small> | <small> | ||
<sup>1</sup> The W83977EF works fine with the W83977TF code in coreboot | <sup>1</sup> The W83977EF works fine with the W83977TF code in coreboot v4 (the pre-RAM serial part at least).<br /> | ||
<sup>2</sup> Pre-RAM serial output works in coreboot | <sup>2</sup> Pre-RAM serial output works in coreboot v4, but the rest is not supported, yet.<br /> | ||
<sup>3</sup> Work in progress.<br /> | <sup>3</sup> Work in progress.<br /> | ||
</small> | </small> | ||
__FORCETOC__ | __FORCETOC__ |
Revision as of 14:26, 29 April 2010
coreboot v4 is the current stable coreboot tree recommended for productive use and for porting new boards.
- If a device is not supported by coreboot v4, try checking coreboot v1 or coreboot v3 for support.
- However, in general it is not recommended to use coreboot v3 — this was an experimental development tree which is gradually being merged into v4.
- Also, coreboot v1 should be avoided (if v4 can be used instead for your board), as it has been unmaintained for a long time. It is definately desirable to port boards from v1 to v4 whereever possible.
See also Supported Motherboards.
Devices supported in coreboot v4
Northbridges
|
Southbridges
|
Super I/Os
|
CPUs
SOCs
|
1 Serial output should work for all ITE Super I/Os (but is only tested on the IT8671F and IT8712F). The rest could work, but is completely untested.
2 Work in progress.
3 Serial output on serial port 1 is tested and works, the rest probably not yet (tested on FDC37M602).
4 The W83977EF works fine with the W83977TF code (the pre-RAM serial part at least).
5 Pre-RAM serial output works fine, but nothing else, yet.
6 IDE support is available and tested. SMBus support may work, but is untested. USB support is on our TODO list.
7 Pre-RAM serial output works fine, everything else is untested.
8 Works fine mostly, but support for more obscure features (floppy, game port, MIDI, IR) might need more work.
9 Works mostly, but currently there are some limitations as to which RAM DIMMs can be used.
10 These southbridges should all be supported by the (experimental) new code in src/southbridge/intel/i82801xx/ now. Please test this code and use this code for all new ICH* based boards. There's still some old code for the southbridges, but that should not be used anymore.
11 Sort of works, but the settings are hardcoded for the Tyan S1846. This will be fixed soonish.
12 All these Super I/O chips should be supported by the "smscsuperio" driver. Only the ASUS A8000 is tested, though. The floppy disk controller, the parallel port, the serial ports (COM1 + COM2), and the keyboard should work for all chips. More advanced stuff may need more work, though.
13 The ASUS A8000 Super I/O seems to be a rebranded SMSC DME1737.
14 Working, but not widely tested, yet. Works with single DIMM DDR2.
15 The Intel 3100/EP80579 UARTs and watchdog timer are integrated as a Super I/O-like device; only the UARTs have been tested so far.
16 Barcelona B0-B3 supported.
17 MCP55 and CK804 are supported, but no open documents are available from NVIDIA.
18 Partially supported, but not all features implemented.
Devices supported in coreboot v3
Northbridges
|
Southbridges
|
Super I/Os
|
CPUs
|
1 MCP55 and CK804 are supported, but no open documents are available from NVIDIA.
Devices supported in coreboot v1
Not all devices have been ported from coreboot v1 to coreboot v4, yet (check "v4?" field). If you want to work on such a port contact us on the mailing list.
Northbridges
|
Southbridges
|
Super I/Os
|
North-/Southbridges
CPUs
|
1 The W83977EF works fine with the W83977TF code in coreboot v4 (the pre-RAM serial part at least).
2 Pre-RAM serial output works in coreboot v4, but the rest is not supported, yet.
3 Work in progress.