JTAG/BSDL Guide: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
(A page about JTAG) |
||
| Line 12: | Line 12: | ||
* [http://www.intel.com/design/flcomp/applnots/29218602.PDF Intel's JTAG Guide] | * [http://www.intel.com/design/flcomp/applnots/29218602.PDF Intel's JTAG Guide] | ||
* [http://ebsp.sourceforge.net/source/description.html The Experimental Boundary Scan project] | * [http://ebsp.sourceforge.net/source/description.html The Experimental Boundary Scan project] | ||
* [http://www.jtag.com/main.php jtag.com] | |||
* [http://openwince.sourceforge.net/jtag/ Jtag tools for Linux] | |||
* [http://packages.debian.org/testing/embedded/openwince-jtag JTAG tools packaged for debian] | |||
Revision as of 23:59, 28 July 2005
This document is a work in progress.
What is JTAG?
Why JTAG?
If you are designing a new hardware and you are interested in supporting LinuxBIOS, you should make a JTAG port available and select chips which allow programming via JTAG.