Project Ideas

The following are ideas that have been proposed in the community. These are projects that we think can be managed in the short period of GSoC, and they cover areas where coreboot is trying to reach new users and new use cases. But of course these are not the only things that could be done. Maybe you have a great idea that we just didn't think of yet. Please let us know!

Prospective GSoC students' application should expand on the ideas and provide specific information in the application. If you have questions or comments, please please contact the coreboot mailing list or visit our IRC channel #coreboot on irc.freenode.net. Our GSoC#Mentors are here to help.

coreboot Projects

coreboot mainboard test suite

Create a single tool (most likely a bootable CD/USB drive image) to be booted by coreboot (preferably seabios and FILO) that runs a suite of tests and gathers the results. The tool may also be run on vendor BIOS (for the Red Hat and Canonical developers that work on these) to verify is an issue created/fixed by coreboot or seabios?).

When applying for this task, please state in your proposal what you think the base image/kernel would be used, the method of generating the image, what test you are targeting, and how results are gathered.

Links

• https://wiki.ubuntu.com/Kernel/Reference/fwts
• http://biosbits.org/
• http://linuxfirmwarekit.org/
• http://article.gmane.org/gmane.comp.video.dri.devel/63948
• Supported Motherboards

Skill Level

• coreboot and firmware: novice
• Linux scripting and application development: competent

Requirements

• A coreboot mainboard

Mentors

• Marc Jones
• Patrick Georgi
• Martin Roth

coreboot mainboard test result reporting

One of the biggest challenges in coreboot is that it supports many systems in the same codebase. As coreboot develop and systems age, the condition of mainboards becomes unknown. This project would define a coreboot test results reporting mechanism, gather data, and report passing and failing systems on a webpage. This project would work closely with the coreboot test suite project and/or the hardware test rig project. A good example of test results gathering and reporting is done by the Phoronix/Openbenchmark. The student should investigate other test and reporting solutions to leverage the best options for coreboot. It is important the the student considers how testing and reporting can be extended as features and tests are added in the future.

Links

• http://openbenchmarking.org/
• http://www.coreboot.org/Supported_Motherboards
• http://www.flashrom.org/Supported_hardware

Skill Level

• coreboot and firmware: novice
• wiki and web application development: competent

Requirements

• LAMP setup

Mentors

• Stefan Reinauer
• Marc Jones

Infrastructure for automatic code checking

coreboot has a build bot that builds various configurations of coreboot on every gerrit commit. We would like to extend the current build infrastructure with various code validation routines, for example:

• Validate that there's no regression in doxygen documentation (eg. are all arguments to functions still explained in @param tags, eg. after new arguments were added?)
• Make code lint clean (and maybe extend lint to not fall into our traps), and run lint over the tree. Report regressions
• Use LLVM's static code checking facilities, report regressions.

Links

• LLVM tools: Clang static analyser, SSA assertion checker, http://klee.llvm.org/
• Lint tools: Splint
• Semantic Tester: https://code.google.com/p/c-semantics/
• Frama-C

Skill Level

• coreboot and firmware: novice
• compiler build and makefile knowledge: competent
• Jenkin snad test automation: novice

Requirements

• coreboot build environment

Mentors

• Stefan Reinauer
• Patrick Georgi

coreboot ports for mainboards

Identify potential mainboards to port based on the recently release cpu and chipset support. The goal would be to support publicly available platforms with a number of payloads and operating systems.

Skill Level

• coreboot and firmware: novice to competent

Requirements

• mainboard to port
• flash recovery mechanism

Mentors

• Rudolf Marek
• Martin Roth
• Marc Jones
• QingPei Wang

coreboot ARM SoC's mainboard port

While the links below are still relevant, we nowadays have a coreboot port for ARM Exynos. It was contributed by Google and the chip is used in a Chromebook. This means porting to other ARM SoCs is now easier due to generic infrastructure being in place.

• Xilinx Zynq-7030
• Altera Cyclone V
• ST spear1340

ARM SoC's with PCIe are available. These systems can take advantage of coreboot's strength in properly configuring PCI devices, fast boot time and payload support.

Note that coreboot has in the past supported three different CPUs (x86, Alpha, PPC), so the structure is there for adding in a new processor family. We will need to find the right platform to do the work, but I (Ron) can provide a board and JTAG debugger if needed.

There was an ARM project started in 2011: http://blogs.coreboot.org/blog/2011/05/11/gsoc2011-project-porting-coreboot-to-arm-architecture/

Skill Level

• coreboot and firmware: competent to expert
• ARM architecture: novice to competent

Requirements

• ARM mainboard
• flash recovery mechanism

Mentors

• Ron Minnich
• QingPei Wang

Implement advanced coreboot features on existing mainboards

A lot of cool new coreboot features are only available on a small subset of the supported mainboards. Those features include:

• global variables in romstage
• relocatable ramstage
• cbmem console
• timestamps/performance data

This project would identify how to bring those features forward to more boards and complete porting of said mainboards.

Skill Level

• coreboot and firmware: competent

Requirements

• coreboot mainboard(s)

Mentors

• Stefan Reinauer
• Marc Jones

coreboot ACPI 4.0 and S3 power management

coreboot has support for ACPI tables and S3 support for some platforms, but the implementations are mainboard specific and mostly based on ACPI 2.0. Create a generic solution for ACPI 4.0 table generation and S3 support across all mainboards.

Skill Level

• coreboot and firmware: competent to expert
• ACPI and power managment: novice to competent

Requirements

• coreboot mainboard
• flash recovery mechanism

Mentors

• Rudolf Marek
• Martin Roth
• Marc Jones

Tianocore as payload

What SeaBIOS is for PC-BIOS interfaces, Tianocore is for UEFI. Tianocore is the reference implementation that most commercial UEFIs are built on. While coreboot favors other design goals than UEFI, it is really useful to support this standard that's being pushed on the market, just like SeaBIOS really helped coreboot by providing a BIOS "frontend".

There's already some code, but there's still much room for improvement: A graphics driver that uses a pre-initialized (by coreboot) framebuffer. A CBFS driver so Tiano can access coreboot flash storage. Based on that, a flash driver (maybe adapted from flashrom) to implement non-volatile variable storage by writing to flash.

Possible tasks depend a lot on existing knowledge of the candidate. Few of the tasks are large enough to fill the entire GSoC time frame with one of them. Feel free to discuss with us on IRC what a suitable target could be for you.

Links

• http://www.tianocore.org/
• https://github.com/pgeorgi/edk2/tree/coreboot-pkg

Skill Level

• coreboot: competent to expert
• UEFI/BIOS firmare: novice to competent

Requirements

• coreboot mainboard

Mentors

• Stefan Reinauer
• Patrick Georgi

coreboot cheap testing rig

The goal of this project is to create a cheap testing rig which works with the existing board test infrastructure. We have a hardware test system since 2006:

• Quality Assurance Talk (Slides)
• Test Integration Manual
• Test Developers Manual
• Test Specification

The initial version of our testing rig used a remote power switch and was rather expensive. With cheaper technologies such as X10, it's possible to drop the testing costs per board significantly.

Links

• InSystemFlasher is a cheap DIY hardware prototype for building an automated testing rig for modern SPI-based boards. This could be used as a starting point.

Skill Level

• coreboot and firmware: novice
• hardware automation: novice to competent

Requirements

• able to acquire and develop hardware to be used in automation

Mentors

• Stefan Reinauer

coreboot panic room

Create a safe boot solution for coreboot to easily and cheaply recover the system.

The basic idea is that the system flash image always contains executable for SerialICE. Instead of loading a coreboot romstage, firmware can boot to SerialICE based on some GPIO state, a keypress sequence or a logged failure on earlier boots. It is possible to integrate this into the coreboot build tree as a bootblock option, in the same spot as the fallback/normal switch and the simple loader.

Having this capability opens up new possibilities:

During the lifetime of a mainboard, new requirements for ACPI hacks and CPU microcodes introduce the need to update boot firmware at customer site. The firmware shall have recovery path against any failures during the firmware update process. The most straight-forward solution is to do intelligent allocation of files in the CBFS such that files critical to the recovery are located on write-protected pages. The recovery path shall require only an USB mass-storage with compatible filesystem (ext2, fat32).

The ability to dual-boot reduces the amount of tools required to reverse-engineer proprietary BIOS on ports for new mainboards. It is increasingly common that the flash chips are a) not socketed or b) physically hard to access (laptops). Even if chipset support existed already for a board, there are a lot of configuration registers for PCI-e links and GPIO signals that are difficult to get right by code disassembly only. With panic room implementation there would be no need to use external programmers or flashchip hot-swap method to alternate between SerialICE (for proprietary BIOS) and coreboot romstage boots.

SerialICE requires minimal hardware resources and does not require installed RAM or display hardware. It could be used as the first power-on environment after mainboard PCB verification and assembly to verify integrated components enumerate correctly. At the end of this first power-on, actual board firmware can be programmed without the need for external programmers and SOIC-8 clips, as the SPI controller embedded in the chipset can be used instead. As setting up EHCI debug port console is fairly simple across different chipsets, it can be used to print detailed diagnostics instead of POST codes on LPC bus.

GSoC 2011 project [1] was able to:

• Link flashrom with libpayload and flash from USB drive in a pre-OS environment.
• Optimise flashrom memory usage to flash in pre-ram/cache-as-ram environment.
• Build SerialICE boot ROM inside the coreboot tree and share some of the PnP/SuperIO source code.
• Demonstrate booting alternative payload on keypress.

There are remaining open tasks to:

• Bring the GSoC 2011 patches up-to-date with current flashrom and libpayload trees.
• Create generic solution to jump to recovery mode using input from GPIOs and/or use of power-button override.
• Use SMBus/SMLink to send POST failure codes over ethernet using integrated network controllers.
• After panic(), dump RAM contents before they are overwritten.

Skill Level

• coreboot: competent to expert

Requirements

• coreboot mainboard
• flash recovery mechanism

Mentors

• Ron Minnich

Board config infrastructure

Design data structures that host information about the board layout so coreboot can better initialize components and generate all kinds of tables (mptable, pirq, acpi, ...) from that dynamically (at build or runtime, as appropriate). Adapt boards to use that instead of the current hardcodes.

We had some data structure work being done in coreboot v3 (based on DTS device tree source), but the approach back then didn't have the desired results. Still, if you want to tackle this task you can get some valuable information in past coreboot v3 discussions about what's feasible and what's infeasible.

Links

• Check out the various devicetree.cb files in the src/ directory of the coreboot repository.

Mentors

• Patrick Georgi
• Marc Jones

Refactor AMD code

AMD K8 and AMD Fam10 are different enough to have their own code. This is unfortunate, as you have to decide which CPU type you use in a given mainboard. Refactor AMD code so a single image can support both chip types on a given board. Also move tables from get_bus_conf and the like to the device tree or kconfig options (or runtime detection), as appropriate.

Alternatively, figure out a way how to build them in parallel and have coreboot select the right one on runtime.

Links

• src/cpu/amd/ inside the coreboot source tree

Skill Level

• coreboot: competent

Requirements

• AMD coreboot mainboard and required silicon
• flash recovery mechanism

Mentors

• Stefan Reinauer
• Marc Jones
• Martin Roth

AMD VSA

Get the source code of AMD's VSA compiled and working with an open source toolchain. Integrate the it into the current build system.

Links

• OpenVSA, AMD Geode Porting Guide

Skill Level

• coreboot: competent \

Requirements

• coreboot mainboard that uses VSA
• flash recovery mechanism

Mentors

• Marc Jones
• Martin Roth

flashrom Projects

flashrom project ideas

Mentors

• David Hendricks
• Joshua Roys
• Carl-Daniel Hailfinger

SerialICE Projects

• SerialICE project ideas