Developer Manual/RAM init: Difference between revisions

From coreboot
Jump to navigation Jump to search
m (Created page with 'One of the most important tasks of coreboot is to initialize your system RAM. === SDRAM === There are a number of steps you have to perform to properly initialize SDRAM. This d…')
 
Line 26: Line 26:
SDRAM:
SDRAM:
<!--* [ JEDEC SDRAM Standard] TODO -->
<!--* [ JEDEC SDRAM Standard] TODO -->
* [http://www.intel.com/design/chipsets/memory/spdsd12a.pdf Intel SPD Standard]
* [http://web.archive.org/web/20050307195215/http://www.intel.com/design/chipsets/memory/spdsd12a.pdf Intel SPD Standard]
<!--* [ JEDEC SPD Standard] TODO -->
<!--* [ JEDEC SPD Standard] TODO -->
* [http://download.micron.com/pdf/datasheets/dram/sdram/512MbSDRAM.pdf Micron 512 MB SDRAM Datasheet] (PDF) -- contains some helpful explanations
* [http://download.micron.com/pdf/datasheets/dram/sdram/512MbSDRAM.pdf Micron 512 MB SDRAM Datasheet] (PDF) -- contains some helpful explanations

Revision as of 22:16, 17 October 2009

One of the most important tasks of coreboot is to initialize your system RAM.

SDRAM

There are a number of steps you have to perform to properly initialize SDRAM. This depends on the chipset, as well as the DIMMs which are inserted into the mainboard (and their properties, such as CAS latencies, and so on).

Sample northbridge datasheets:

Sample SDRAM datasheets:

DDR

DDR2

DDR3

Resources

SDRAM:

DDR SDRAM:

DDR2 SDRAM

DDR3 SDRAM

Note: Micron lists SPD values for all the memory they produce. This really helps when trying to trouble shoot memory and SPD values. Micron SPD Lookup