Developer Manual/RAM init: Difference between revisions

From coreboot
Jump to navigation Jump to search
(Remove link to DDR SPD from DDR2 section, add Micron DDR2 datasheets)
mNo edit summary
Line 1: Line 1:
One of the most important tasks of coreboot is to initialize your system RAM.
One of the most important tasks of coreboot is to '''initialize your system RAM'''.


=== SDRAM ===
=== SDRAM ===
Line 47: Line 47:
* [http://www.simmtester.com/PAGE/news/showpubnews.asp?num=153 Understanding DDR3 Serial Presence Detect (SPD) Table]
* [http://www.simmtester.com/PAGE/news/showpubnews.asp?num=153 Understanding DDR3 Serial Presence Detect (SPD) Table]


Note: Micron lists SPD values for all the memory they produce. This really helps when trying to trouble shoot memory and SPD values. [http://www.micron.com/support/part_info/spd Micron SPD Lookup]
'''Note:''' Micron lists SPD values for all the memory they produce. This really helps when trying to trouble shoot memory and SPD values. [http://www.micron.com/support/part_info/spd Micron SPD Lookup].

Revision as of 01:08, 19 September 2010

One of the most important tasks of coreboot is to initialize your system RAM.

SDRAM

There are a number of steps you have to perform to properly initialize SDRAM. This depends on the chipset, as well as the DIMMs which are inserted into the mainboard (and their properties, such as CAS latencies, and so on).

Sample northbridge datasheets:

Sample SDRAM datasheets:

DDR

DDR2

DDR3

Resources

SDRAM:

DDR SDRAM:

DDR2 SDRAM

DDR3 SDRAM

Note: Micron lists SPD values for all the memory they produce. This really helps when trying to trouble shoot memory and SPD values. Micron SPD Lookup.