Nvidia MCP55 Porting Notes
The wiki is being retired!
Documentation is now handled by the same processes we use for code: Add something to the Documentation/ directory in the coreboot repo, and it will be rendered to https://doc.coreboot.org/. Contributions welcome!
Interrupt Routing Registers
Values for routing IRQ's:
| Value | APIC Pin (hex.) | APIC Pin (dec.) |
|---|---|---|
| 0x01 | 0x17 | 23 |
| 0x02 | 0x16 | 22 |
| 0x03 | 0x10 | 16 |
| 0x04 | 0x11 | 17 |
| 0x05 | 0x05 | 5 |
| 0x06 | 0x12 | 18 |
| 0x07 | 0x7 | 7 |
| 0x08 | 0x14 | 20 |
| 0x09 | 0x09 | 9 |
| 0x0A | 0x0a | 10 |
| 0x0B | 0x0b | 11 |
| 0x0C | 0x13 | 19 |
| 0x0D | 0x15 | 21 |
| 0x0E | 0x0E | 14 |
| 0x0F | 0x0F | 15 |
Register
Each line is 4 bits.
| 0x7c | 0x80 | 0x84 |
|---|---|---|
| INTA | SCII | INTG |
| INTB | TCOI | INTH |
| INTC | INTF | INTJ |
| INTD | INTQ | INTK |
| PCEA | INTU | INTL |
| PCEB | INTS | INTM |
| PCEC | IS0P | INTN |
| PCED | ITID | ISA2 |
Wiring on M57SLI-S4
| Device/Pin | Routed to Pin | Description |
|---|---|---|
| 1/INTA | INTF | ISALPC |
| 1/INTB | INTS | SMBus |
| 2/INTA | INTG | Usb0 |
| 2/INTB | INTQ | Usb1 |
| 4/INTA | INTN | IDE |
| 5/INTA | ITID | Sata1 |
| 5/INTB | IS0P | Sata2 |
| 5/INTC | ISA2 | Sata3 |
| 6/INTA | INTU | Bridge to Bus 1 |
| 6/INTB | INTK | Audio |
| 8/INTA | INTJ | Ethernet |
Bridges to the PCI-E Slots & Devices
| Device/Pin | Routed to Pin | Description |
|---|---|---|
| F/INTA | PCEB | Bridge to Bus 7 - PCIE 16x (black) |
| F/INTB | PCEC | |
| F/INTC | PCED | |
| F/INTD | PCEA | |
| E/INTA | PCEC | Bridge to Bus 6 |
| E/INTB | PCED | |
| E/INTC | PCEA | |
| E/INTD | PCEB | |
| D/INTA | PCED | Bridge to Bus 5 |
| D/INTB | PCEA | |
| D/INTC | PCEB | |
| D/INTD | PCEC | |
| C/INTA | PCEA | Bridge to Bus 4 |
| C/INTB | PCEB | |
| C/INTC | PCEC | |
| C/INTD | PCED | |
| B/INTA | PCEB | Bridge to Bus 3 |
| B/INTB | PCEC | |
| B/INTC | PCED | |
| B/INTD | PCEA | |
| A/INTA | PCEC | Bridge to Bus 2 - PCIE 16x (blue) |
| A/INTB | PCED | |
| A/INTC | PCEA | |
| A/INTD | PCEB |
Bus 1 behind bridge from device 6
| Device/Pin | Routed to Pin | Description |
|---|---|---|
| 6/INTA | INTC | |
| 6/INTB | INTD | |
| 6/INTC | INTA | |
| 6/INTD | INTB | |
| 7/INTA | INTD | PCI Slot 1 |
| 7/INTB | INTA | |
| 7/INTC | INTB | |
| 7/INTD | INTC | |
| 8/INTA | INTA | PCI Slot 2 |
| 8/INTB | INTB | |
| 8/INTC | INTC | |
| 8/INTD | INTD | |
| 9/INTA | INTB | |
| 9/INTB | INTC | |
| 9/INTC | INTD | |
| 9/INTD | INTA | |
| A/INTA | INTC | |
| A/INTB | INTD | |
| A/INTC | INTA | |
| A/INTD | INTB |